SPI-to-I2C Bridge

DTI_SPI2I2C is a bridge that converts data between SPI and I2C standards

FPGA Demo

Octa SPI Controller

Dolphin Octa SPI Controller and PHY IP supports the fastest access frequency of 200MHz, with DDR Mode and Double Transfer Rate (DTR) Protocol enabling data transfer rates up to 400Mbps with reduced read latency, including support for Octal DDR protocol with DQS for Octal SPI devices. The Controller and PHY IP connects to a system-on-chip (SoC) host through an AMBA® APB bus for the register interface and optional DMA peripheral interface.

Download Product Overview

FPGA Demo

Real Time Clock (RTC)

Dolphin Technology provides Real Time Clock (RTC) IP which is used to avoid confusion with ordinary hardware clocks which are only signals that govern digital electronics, and do not count time in human units. The IP is a low-power, cost-effective solution for demanding applications and offers SoC integrators the advanced capabilities and support the requirements of high-performance designs and implementations.

Download Product Overview

FPGA Demo

 

SPI Controller

Dolphin Technology provides Serial Peripheral Interface (SPI) IP which enables an AHB/APB host to access a serial device at high-speed through the SPI interface. The controller supports both Master and Slave modes and consists of a DMA controller to enhance the system performance. The IP can be used in applications such as flash memory card and digital camera.

Download Product Overview

FPGA Demo

Reed-Solomon Encoder/Decoder

• Fully parameterized Reed-Solomon function, including:
  • Number of bits per symbol
  • Number of symbols per message
  • Number of correctable error symbols per codeword
• The maximum degree of Galois field can support is 16
• Automatically configured by customers’ entered parameters
• Support shortened codewords
• Encoder features support:
  • Either continuous or discrete operation with chip enable signal
• Decoder features support:
  • Two decoding algorithms (Berlekamp-Massey and Euclidean)
  • Pipeline operation mode
  • Control input of data to decoder with chip enable signal
  • Error measurement information
  • Separate FIFO memory for increased flexibility

UHS PSRAM Memory Controller

DTI UHS PSRAM external memory controller is interfaced to control PSRAM devices. The controller is fully
programmable and configurable, flexible to customers’ needs.

FPGA Demo

I3C Controller

DTI I3C Controller provides the logic consistent with NXP I3C specification to support the communication of low-speed integrated circuits through I3C bus.
The IP facilitates software controllable by application processor through industry-standard AMBA interface. The bus interface is flexible and easily integrated into APB, AHB or AXI system bus.

Download Product Overview

FPGA Demo

Direct Memory Access (DMA)

DTI_DMA control the DMA transfers data between different points in the memory space without intervention of the CPU. The DMA is generally used to replace two CPU functions: memory copy and transfer data between memory and peripheral (peripheral devices such as SPI, UART, GPIO, I2C, I2S, WDT, etc.)

FPGA Demo